Abstract-The asynchronous transfer mode (ATM) adaptation layer type 1 (AAL1) segmentation and reassembly (SAR) are designed and implemented by the field programmable gate array (FPGA). The SAR header is generated and processed in the FPGA and the SAR payload is stored in an external first-in-firstout (FIFO) device. A method to recover the source clock, called synchronous residual time stamp (SRTS), is implemented. The designed AAL1 SAR FPGA is properly tested in a prototype circuit board.
I. INTRODUCTION

I
N ASYNCHRONOUS transfer mode (ATM) standards, different types of ATM adaptation layer (AAL) protocols are used to adapt services for voice, bursty data, and highquality video [1] , [2] . The AAL protocols can be classified into four classes; namely, constant-bit-rate (CBR) services, variable-bit-rate (VBR) services, connection-oriented data services, and connectionless data services. Digital signals used in three asynchronous digital hierarchies [3] , such as Committer European de Post et Telegraph (CEPT), North American, and Japanese digital hierarchies, are categorized as CBR services. The AAL type 1 (AAL1) is specified to transport the asynchronous digital signals through ATM networks. It is called circuit emulation-to emulate CBR virtual circuits in the ATM network [4] .
The design and implementation of AAL1 segmentation and reassembly (SAR) for a DS1/E1 tributary is the main theme for this paper. In Section II synchronous residual time stamp (SRTS) and the format for AAL1 are described. In Section III field programmable gate array (FPGA) design for the AAL1 is described and the designed AAL1 FPGA is tested in a prototype circuit board. The last section summarizes the results and the future research.
II. AAL1
In Fig. 1 the DS1/E1 tributary can be transported in the ATM network by the two ATM circuit emulation service (CES) terminal adapters (TA) at each end. The DS1/E1 tributary is buffered and segmented into ATM cells at the transmit end and This paper was presented in part at the 1996 National Symposium on Telecommunications, Chung-Li, Taoyuan, Taiwan, R.O.C., December 19-20, 1996 .
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the received ATM cells are reassembled into the corresponding DS1/E1 tributary at the receive end.
One important issue in circuit emulation is to recover the source clock. In Fig. 1 take as the DS1/E1 source clock frequency and as the recovered DS1/E1 clock frequency. The recovered clock must be smoothed to minimize the jitter generated and transferred to the downstream DS1/E1 tributary. Because the ATM network is cell based, the source clock frequency characteristic is destroyed by the cell segmentation and the delay due to random multiplexing. One way to recover the source clock is to use a first-in-first-out (FIFO) device to buffer the DS1/E1 data and observe the full level of the buffer to adjust the frequency. The frequency may not converge quickly to satisfy the jitter specifications in the ITU-T Recommendations G.823 and G.824 [5] , [6] . Another method uses the embedded SRTS in the SAR header to convey source clock frequency information to the receiver.
Since synchronous digital hierarchy (SDH) or synchronous optical network (SONET) have been chosen as the underlying transport layer for ATM, a common network reference clock is available at both the transmit and receive ends. SRTS measures the frequency difference between submultiples of the network clock and the source clock, and conveys this information to the receiver in a very efficient manner.
In the I.363 standard [2] the network reference frequency is defined as MHz, where is chosen such that the reference frequency is greater than the transmitted tributary frequency but less than twice the transmitted tributary frequency. For the DS1/E1 tributary, the reference frequency must be 2.43 MHz . The tributary clock (DS1 or E1) is divided by 3008 (total number of data bits in eight cells) and uses as a latch for a 4-b counter clocked by the 2.43-MHz clock. The latched value in the 4-b counter is called the SRTS code. Four-bit SRTS code per 3008 data bits is conveyed by the ATM network. The locally generated SRTS code is compared with the source SRTS code from the transmit end. The difference of the two SRTS codes is used to adjust the local clock to track the source clock from the transmit end [7] . Fig. 2 shows the protocol data unit (PDU) of AAL1. The AAL1 SAR header uses one single byte that consists of two fields: sequence number (SN) (4 bits) and sequence number protection (SNP) (4 bits). The SNP protects SN such that almost all SAR protocol header errors will be detected. In the SNP, 3-bit cyclic reduncy check (CRC) with polynomial is computed over the first nibble (SN). After the CRC is computed, even parity is generated for the first 7 bits (SN and CRC) and the parity bit is the last bit in the SNP. The SN field contains 1-bit convergence sublayer indication (CSI) and 3-bit sequence count (SC). The sequence count is a modulo 8 counter that is incremented for each transmitted cell. It is used to detect cell loss or sequence errors so as to preserve bit count integrity. The CSI bit is used for signaling purposes and also for carrying source clock information. The SRTS value is transmitted in the CSI bit of the odd number of SC.
III. FPGA DESIGN OF AAL1 SAR
The AAL1 SAR design is described in the following sections. The AAL1 PDU is sent to and received from the cell bus with 4-byte dummy cell header encapsulated.
A. Segmentation   Fig. 3 shows the block diagram of segmentation. The DS1 tributary is first stored in the segmentation buffer. There are two memory banks for the segmentation buffer. Each bank is 48 bytes Random Access Memory with byte interface (RMB 48 8) reserved for the SAR payload; the first byte is not used. To control the access of the two memory banks, write counter, read counter, data bus multiplexers, and decoders are used. The Address Generator (ADDR) block controls the access of the two memory banks. One set of write addresses and one set of read addresses are distributed to the address lines of the two memory banks selected by the two two-to-one bus multiplexers. Two sets of write-enable signals (WRA and WRB) for controlling the input of the two memory banks, and two sets of read-enable signals (RDA and RDB) for controlling the output of the two memory banks are generated. The least significant bit (LSB) of the sequence count selects one bank for writing and the other bank for reading. Whenever one of the two memory banks is full, a read request signal (RDRQ) is active and it must be transmitted before the other bank is full.
The AAL1 SAR header generator consists of the SRTS generator, CSI multiplexer, sequence counter, and CRC/parity generator. The SRTS generator contains one 4-bit counter and one 4-bit register. The 4-bit counter is a free-running counter clocked by the network clock (2.43 MHz). For every 3008 DS1/E1 bit interval, the 4-bit register loads the output of the 4-bit counter and stores it as the SRTS code. The CSI multiplexer selects one of the SRTS bits or a dummy bit as the CSI bit according to the sequence count (SEQ [2:0]). The SRTS bits are inserted in the odd-number cells indicated by the sequence count. The sequence counter (generate SEQ [2:0]) is a 3-bit binary counter that is incremented every 376 DS1/E1 bits, one SAR service data unit (SDU) worth of data. The CRC/parity generator is generated by the combinatorial logic of the CSI bit and the sequence count as follows.
The generating polynomial of the CRC is Transform the generating polynomial into a systematic generating matrix and add even parity into the last column to obtain Let the input vector , and the output vector becomes
The CRC/parity nibble is generated by four three-input XOR gates. the cell delay variation, which can handle peak-to-peak cell delay variation of 2.4 and 1.8 ms for DS1 and E1 tributaries, respectively.
B. Reassembly
The SNP code can correct one bit error and only 14 4-biterror patterns and one 8-bit-error pattern cannot be detected. To carry out one bit-error correction, the syndrome of the received SAR header is calculated. Let be the received vector and be the error check matrix; the syndrome can be derived by If the weight of is zero, there is no error or the error pattern is undetectable. If is not zero and matches one column of , the corresponding column of is erroneous, otherwise multiple-bit error occurs.
The SC field is used to detect cell loss or misinsertion. In normal condition, the current SC is the last SC plus one. If the current SC is the last SC plus two, one cell is lost and 47 bytes of dummy DS1 data are written to the external FIFO.
The extracted RTS code is stored in a complementary differential RTS (CDRTS) block, which is a 16 4 FIFO. Differential means the difference of the current RTS value and the last RTS value. Complementary means the one's complement of the differential RTS that makes the CDRTS counter in the RECLK block easy to generate CARRY pulses for timing reference. When CDRTS FIFO overflow occurs, the old CDRTS value is popped out for a new CDRTS value to be pushed in. When underflow occurs, the last poped CDRTS value is used as the current CDRTS value.
The RECLK block recovers the source clock for the DS1 or E1 tributaries. The major building block consists of three counters, one phase detector and one digitally controlled oscillator (DCO).
In the clock recovery process a reference pulse, POP signal, is generated. The (M-8) counter generates a HOLD signal to gate the correct CARRY signal as a POP signal. It pops the CDRTS value from the FIFO, initializes the (M-8) counter and is used as a reference for the phase detector. The difference between the DS1 circuit emulation and the E1 circuit emulation is the value for the (M-8) counter. The value is for DS1 tributary and for E1 tributary. The phase counter is a 4-bit counter. The phase detector latches the phase counter value when the POP signal is active. The latched value determines the INC and DEC signals. The Tx clock is controlled by the 3/2/1 counter, fed by a clock twice the source clock frequency. Most of the time, INC and DEC are not active and the modulo 3/2/1 counter is divided by two. When INC is active, it means that the Tx clock is too fast, divide-by-three is performed, and one-quarter of the Tx clock period is added. When DEC is active, it means that the Tx clock is too slow, divide-by-one is performed, and onequarter of the Tx clock period is reduced. The waveforms of these two phenomena are shown in Fig. 5(a) and (b) . The adjustment of the Tx clock occurs at most every 3008 data bit. The 0.25 U.I. jitter can be easily smoothed by the DS1/E1 line interface IC.
IV. PROTOTYPE AAL1
The AAL1 SAR prototyping circuit board for DS1 is shown in Fig. 6 . It consists of input transformer, output transformer, a DS1 line interface IC, a 6.176-MHz crystal, a 24.704-MHz OSC prescalered by eight, a Xilinx XC4005 FPGA, a 512 9 FIFO, and a 19.44-MHz OSC. With cell bus configured in loopback, the prototype circuit board is tested with a transmission test set using 23-stage pseudorandom binary sequence (PRBS) pattern. Long-term tests show that the prototyped AAL1 is operating normally.
V. CONCLUSION
The AAL1 SAR circuit designs for DS1 are loopback tested in the prototype board. For SRTS, the reference clocks of SAR are the same in the test environment. In the practical situation, the segmentation function and the reassembly function of each DS1 or E1 tributary are located at different ends of the ATM network as shown in Fig. 1 . More efforts are required to test the prototype boards in an ATM network. In the practical ATM environment the reference clock may fail and complicated algorithm for source clock recovery needs to be implemented to prevent loss of clock.
Another challenge is to design the circuit emulation for higher speed tributaries, such as DS3 or E3 tributaries. The produced jitter is difficult to deal with and an all-digital phaselocked loop technique is recommended.
